In Place of FORM PTO-1449 (Modified)

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANTS' INFORMATION DISCLOSURE

Serial No.:

Applicants: David W. Boerstler et al.

Filing Date: (herewith)

Atty. Docket No.: AUS920010302US1

Reference Designation

STATEMENT

U.S. PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate	
AAA		l		l	l		
ABA							
ACA							
ADA							
AEA							
AFA							
AGA							
AHA							

FOREIGN PATENT DOCUMENTS

Examiner Initial	Document Number	Date	Country	Class	Subclass	Transla Yes	ation No
AIA							
AJA							
AKA			1-04				
ALA							

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner Initial							
WAMA	Joonsuk Lee et al., "A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control," <i>IEEE Journal of Solid-State Circuits</i> , Vol. 35, No. 8, August 2000, pp. 1137-1145. Gyoung-Tae Roh et al., "Optimum Phase-Acquistion Technique for Charge-Pump PLL," <i>IEEE Transactions</i> (on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 44, No. 9, September 1997, pp. 729-740.						
<u>LIV</u> ANA							
AOA	Masayuki Mizuno et al., "CMOS Hot-Standby Phase-Locked Loop Using a Noise-Immune Adaptive-Gain Voltage-Controlled Oscillator," 1995 IEEE International Solid-State Circuits Conference, pp. 268-270. Rafael Fried et al., "Low-Power Digital PLL with One Cycle Frequency Lock-In Time and Large Frequency-Multiplication Factor for Advanced Pwer Management," ICECS '96, pp. 1166-1169.						
AW_APA							
_W/AQA	Helmuth Brugel et al., "Variable Bandwidth DPLL Bit Synchronizer with Rapid Acquistion Implemented as a Finite State Machine," <i>IEEE Transactions on Communications</i> , Vol. 42, No. 9, September 1994, pp. 2751-2759.						
ARA							
Examiner:	Mej Date Considered: 10/18/04						
	ial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation not applicant.						
::ODMA\PCDOCS\ 1097:7047-P434US	AUSTIN_1\169843\1						